austria**micro**systems

Digital Potentiometer AS1500/AS1501/AS1502/AS1503

DATASHEET

Key Features

256-Position

Available in four Resistance values - AS1500 resistance 10kOhms - AS1501 resistance 20kOhms - AS1502 resistance 50kOhms - AS1503 resistance 100kOhms Power Shutdown —Less than 1 µA 3-Wire SPI-Compatible Serial Data Input 10 MHz Update Data Loading Rate 2.7 V to 5.5 V Single-Supply Operation Temperature Range –40°C to +125°C Package SO-8

Compatible to AD8400

General Description

The AS1500 is a digital potentiometer with 256 programmable steps. The values of the resistor can be controlled via 3 wire serial interface capable to handle

programming rates up to 10MHz. The AS1500 is available in four different resistor values. The AS1500 incorporates a 10k Ω , the AS1501 a 20k Ω , the AS1502 a 50k Ω and the AS1503 a 100k Ω fixed resistor. The wiper contact taps the fixed resistor at points determined by the 8-bit digital code word. The resistance between the wiper and the endpoint of the resistor is linear. The switching action is performed in a way that no glitches occur. Furthermore the AS150x product family includes a shutdown mode, where it consumes less than 1µA. The AS150x is available in an 8-pin SOIC package. All parts are guaranteed to operate over the extended industrial temperature range of -40°C to +125°C.

Applications

- Line Impedance Matching
- Volume Control, Panning
- Mechanical Potentiometer Replacement
- Power Supply Adjustment
- Programmable Filters, Delays, Time Constants




Figure 1 Pinout and functional Block Diagram of Digital Potentiometer AS150x family

ABSOLUTE MAXIMUM RATINGS

(TA = 25°C, unless otherwise noted.)

Parameter	Limits
VDD to GND	-0.3V, +7V
VA, VB, VW to GND	0V, VDD
AX – BX, AX – WX, BX – WX	±20mA
Digital Input and Output Voltage to GND	0V, +7V
Operating Temperature Range	-40°C to +125°C
Maximum Junction Temperature (TJ max)	150°C
Storage Temperature	-65°C to +150°C
Package body temperature ¹	260°C
Package Power Dissipation	(TJ max – TA) / θJA
ESD ²	1kV

Table 1: Absolute Maximum Ratings

Pin	Name	Description
1	В	Terminal B RDAC
2	GND	Ground
		Chip Select Input, Active Low. When CS returns high,
3	CSN	data in the serial input register is loaded into the DAC
		register.
4	SDI	Serial Data Input
5	СК	Serial Clock Input, Positive Edge Triggered.
6	VDD	Positive power supply, specified for operation at both 3V
0	100	and 5V.
7	W	Wiper RDAC
8	A	Terminal A RDAC

Table 2: Pin Function Description

² HBM MIL-Std883E 3015.7methods.

¹ The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020C "Moisture/Reflow Sensitivity Classification for non hermetic Solid State Surface Mount Devices".

AS1500 / AS1501 – SPECIFICATIONS

VDD = $3V \pm 10\%$ or $5V \pm 10\%$, V_A = VDD, V_B = 0V, $-40^{\circ}C \le T_A \le +125^{\circ}C$ unless otherwise noted.

ELECTRICAL CHARACTERISTICS – 10k and 20k VERSIONS

Parameter	Symbol	Conditions	Min	Typ ³	Max	Unit
DC CHARACTERISTICS RI						
	_	$T_A = 25^{\circ}C$, VDD = 5V, AS1500, Version: $10k\Omega$	8	10	12	kΩ
Nominal Resistance ⁴	Rab	$T_A = 25^{\circ}C$, VDD = 5V, AS1501, Version: $20k\Omega$	16	20	24	kΩ
Resistance Tempco ⁵	$\Delta R_{AB} / \Delta T$	V _{AB} = VDD, Wiper = No Connect	-	500		ppm/°C
Wiper Resistance	Rw	VDD = 5V	20	100	200	Ω
Resistor Differential NL ⁶	R-DNL	RwB, VDD = 5V, VA = No Connect	_1	±1/4	+1	LSB
Resistor Integral NL	R-INL	R_{WB} , VDD = 5V, V _A = No Connect	-2	±1/2	+2	LSB
DC CHARACTERISTICS PC				± 1/2	· 2	LOD
Resolution	N			8		Bits
		VDD = 5.5V T _A = 25°C	-2	±1/2	+2	LSB
Integral Nonlinearity	INL	$VDD = 2.7V T_A = 25^{\circ}C$	-2	±1/2	+2	LSB
		$VDD = 5.5V T_A = 25°C$	-1	±1/2	+1	LSB
Differential Nonlinearity	DNL	$VDD = 2.7V T_A = 25^{\circ}C$	_1	±1/4	+1	LSB
Voltage Divider Tempco	$\Delta V_W / \Delta T$	Соde = 80н	-1	15	• •	ppm/°C
Full-Scale Error	VWFSE	Соde = FF _H , VDD = 5.5V	-4	-2.8	0	LSB
Zero-Scale Error	VWFSE	Code = 00 _H , VDD = 5.5V	-4	1.3	2	LSB
RESISTOR TERMINALS	V WZSE	1000e - 00H, VDD - 3.3V	U	1.5		LOD
Voltage Range ⁷	V		0		VDD	V
Capacitance ⁸ Ax, Bx	V _{A, B, W}	f =1MHz, Measured to GND, Code = 80H	0	75	VDD	pF
Capacitance Wx	С _{А, В} Сw	$f = 1MHz$, Measured to GND, Code = 80_H		120		
DIGITAL INPUTS AND OUT		T - TMHZ, Measured to GND, Code - 80H	I	120		pF
	r		0.4			V
Input Logic High	Vih	VDD = 5V	2.4	_	0.0	V
Input Logic Low	VIL	VDD = 5V	0.4		0.8	V
Input Logic High	VIH	VDD = 3V	2.1		0.0	V
Input Logic Low	VIL	VDD = 3V			0.6	V
Input Current	I _{IH} , I _{IL}	$V_{IN} = 5V \text{ or } 0V, VDD = 5V$			±1	μA
Input Capacitance	CIL			5		pF
POWER SUPPLIES	r				1	1
Power Supply Range	VDD		2.7		5.5	V
Supply Current (CMOS)	IDD	$V_{IH} = VDD \text{ or } V_{IL} = 0V, VDD = 5.5V$		0.1	1	μA
Supply Current (TTL) ⁹	IDD	V _{IH} = 2.4V or 0.8V, VDD = 5.5V		0.9	4	mA
Power Dissipation (CMOS) ¹⁰	PDISS	V_{IH} = VDD or V_{IL} = 0V, VDD = 5.5V			27.5	μW
Power Supply Suppression	PSSR	$VDD = 5V + 0.5V_P$ AS1500, Version: $10k\Omega$		-54	-25	dB
Ratio	PSSR	sine wave @ 1kHz AS1501, Version: $20k\Omega$		-52	-25	dB
DYNAMIC CHARACTERIST	ICS ¹¹				-	
Bandwidth -3dB	BW 10k	$R_{WB} = 10k\Omega$, VDD = 5V		1000		kHz
Bandwidth –3dB	BW_20k	$R_{WB} = 20k\Omega, VDD = 5V$		500		kHz
Total Harmonic Distortion	THDw	$R_{WB} = 20kg2, VDD = 5V$ V _A = 1V _{RMS} + 2V _{DC} , V _B = 2V _{DC} , f = 1kHz		0.003		%
	ts_10k	$R_{WB} = 5k\Omega$, $V_A = VDD$, $V_B = 0V$, ±1% Error Band		2		μs
Vw Settling Time	ts_20k	$R_{WB} = 10k\Omega, V_A = VDD, V_B = 0V, \pm 1\%$ Error Band		4		μs
	e _{NWB} _10k			9		nV/ √ Hz
Resistor Noise Voltage				13		
•	ENWB_20K	$R_{WB} = 10k\Omega$, f =1kHz		13		nV/ √ Hz

Table 3: Electrical Characteristics – 10k and 20k Versions

³ Typicals represent average readings at 25°C and VDD = 5V.

 $^{^4}$ Wiper is not connected. I_{AB} = 350µA for the 10k Ω version and 175µA for the 20k Ω version.

⁵ All Tempcos are guaranteed by design and not subject to production test.

 $^{^6}$ Terminal A is not connected. I_W = 350µA for the 10k Ω version and 175µA for the 20k Ω version.

⁷ Resistor terminals A, B, W have no limitations on polarity with respect to each other.

⁸ All capacitances are guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5V bias on the measured terminal. The remaining resistor terminals are left open circuit.

⁹ Worst-case supply current consumed when input logic level at 2.4V, standard characteristic of CMOS logic.

¹⁰ P_{DISS} is calculated from (IDD×VDD). CMOS logic level inputs result in minimum power dissipation.

¹¹ All dynamic characteristics are guaranteed by design and not subject to production test. All dynamic characteristics use VDD=5V.

AS1502 / AS1503 – SPECIFICATIONS

VDD = $3V \pm 10\%$ or $5V \pm 10\%$, V_A = VDD, V_B = 0V, $-40^{\circ}C \le T_A \le +125^{\circ}C$ unless otherwise noted.

ELECTRICAL CHARACTERISTICS – 50k and 100k VERSIONS

Parameter	Symbol		ditions	Min	Typ ¹²	Max	Unit
DC CHARACTERISTICS R	HEOSTAT N	IODE					
Naminal Daviatana 13	D	$T_{A} = 25^{\circ}C, VDD = 5V,$	AS1502, Version: 50k Ω	40	50	60	kΩ
Nominal Resistance ¹³	Rab	$T_{A} = 25^{\circ}C, VDD = 5V,$	80	100	120	kΩ	
Resistance Tempco ¹⁴	$\Delta R_{AB} / \Delta T$	V _{AB} = VDD, Wiper = No			500		ppm/°C
Wiper Resistance	Rw	VDD = 5V		20	100	200	Ω
Resistor Differential NL ¹⁵	R-DNL	R_{WB} , $VDD = 5V$, $V_A = N$	lo Connect	-1	±1/4	+1	LSB
Resistor Integral NL	R-INL	R_{WB} , $VDD = 5V$, $V_A = N$		-2	±1/2	+2	LSB
DC CHARACTERISTICS PO							
Resolution	N				8		Bits
		VDD = 5.5V T _A = 25°C		-4	±1	+4	LSB
Integral Nonlinearity	INL	VDD = 2.7V T _A = 25°C		-4	±1	+4	LSB
	5.11	VDD = 5.5V T _A = 25°C		-1	±1/4	+1	LSB
Differential Nonlinearity	DNL	$VDD = 2.7V T_A = 25^{\circ}C$		-1	±1/4	+1	LSB
Voltage Divider Tempco	$\Delta V_W / \Delta T$	Code = 80 _H			15		ppm/°C
Full-Scale Error	VWFSE	Code = FF_{H} , VDD = 5.5	δV	-1	-0.25	0	LSB
Zero-Scale Error	VWISE	Code = $00_{\rm H}$, VDD = 5.5	5V	0	0.1	1	LSB
RESISTOR TERMINALS	• 11202			2	.	•	_00
Voltage Range ¹⁶	Va, b, w			0		VDD	V
Capacitance ¹⁷ Ax, Bx	Са, в	f = 1MHz, Measured to	GND, Code = 80H	•	15		pF
Capacitance Wx	Cw	f = 1MHz, Measured to			80		pF
DIGITAL INPUTS AND OUT					00		P.
Input Logic High	VIH	VDD = 5V		2.4			V
Input Logic Low	VIL	VDD = 5V				0.8	V
Input Logic High	VIH	VDD = 3V		2.1			V
Input Logic Low	VIL	VDD = 3V				0.6	V
Input Current	IIH, IIL	$V_{IN} = 5V \text{ or } 0V, VDD =$	5V			±1	μA
Input Capacitance	CIL				5		pF
POWER SUPPLIES							<u> </u>
Power Supply Range	VDD			2.7		5.5	V
Supply Current (CMOS)	IDD	$V_{IH} = VDD \text{ or } V_{IL} = 0V,$	VDD = 5.5V		0.1	1	μA
Supply Current (TTL) ¹⁸	IDD	V _{IH} = 2.4V or 0.8V, VD			0.9	4	mA
Power Dissipation (CMOS) ¹⁹	PDISS	$V_{IH} = VDD \text{ or } V_{IL} = 0V,$				27.5	μW
			AS1502, Version: 50k Ω		-43	tbd.	dB
Power Supply Suppression	PSSR	$VDD = 5V + 0.5V_{P}$	AS1503, Version:				-
Ratio	1 OOK	sine wave @ 1kHz	$100k\Omega$		-48	tbd.	dB
DYNAMIC CHARACTERIST		<u> </u>	1001132				L
Bandwidth –3dB		$R_{WB} = 50k\Omega, VDD = 5$	1		220		kHz
Bandwidth –3dB		$R_{WB} = 100k\Omega, VDD = 50$		110		kHz	
Total Harmonic Distortion	THD _W	$R_{WB} = 100k\Omega_2$, $VDD = 5V$ $V_A = 1V_{RMS} + 2V_{DC}$, $V_B = 2V_{DC}$, $f = 1kHz$			0.003		%
	THDW				0.005		/0
Vw Settling Time		R_{WB} = 50k Ω , V_A = VDD, V_B = 0V, ±1% Error Band			9		μs
	ts_100k	R_{WB} = 100k Ω , V _A = VD Band	D, $V_B = 0V$, ±1% Error		18		μs
	enwb_50k	$R_{WB} = 50k\Omega$, f = 1kHz			20		nV/ √ Hz
Resistor Noise Voltage	е _{NWB} _100 k	R _{WB} = 100kΩ, f = 1kHz	2		29		nV/ √ Hz

Table 4: Electrical Characteristics – 50k and 100k Versions

¹² Typicals represent average readings at 25°C and VDD = 5V.

 $^{^{13}}$ Wiper is not connected. I_{AB} = 70µÅ for the 50k Ω version and 35µÅ for the 100k Ω version.

¹⁴ All Tempcos are guaranteed by design and not subject to production test.

¹⁵ Terminal A is not connected. $I_W = 70\mu A$ for the 50k Ω version and 35 μA for the 100k Ω version.

¹⁶ Resistor terminals A, B, W have no limitations on polarity with respect to each other.

¹⁷ All capacitances are guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5V bias on the measured terminal. The remaining resistor terminals are left open circuit.

¹⁸ Worst-case supply current consumed when input logic level at 2.4V, standard characteristic of CMOS logic.

¹⁹ P_{DISS} is calculated from (IDD×VDD). CMOS logic level inputs result in minimum power dissipation.

²⁰ All dynamic characteristics are guaranteed by design and not subject to production test. All dynamic characteristics use VDD=5V.

AS150x – SPECIFICATIONS

 $(VDD = 3V \pm 10\% \text{ or } 5V \pm 10\%, VA = VDD, VB = 0V,$ -40°C≤TA≤+125°C unless otherwise noted.)

ELECTRICAL CHARACTERISTICS-ALL

Parameter	Sym- bol	Conditions	Min	Typ 21	Max	Unit				
SWITCHING CHARA	SWITCHING CHARACTERISTICS 22, 23									
Input Clock Pulsewidth	t _{cн} , t _{cl}	Clock Level High or Low	50			ns				
Data Setup Time	tos		5			ns				
Data Hold Time	tон		5			ns				
CSN Setup Time	tcss		10			ns				
CSN High Pulsewidth	tcsw		10			ns				
CK Fall to CSN Rise Hold Time	tcsн		0			ns				
CSN Rise to Clock Rise Setup	t _{CS1}		10			ns				

Table 5: Switching Characteristics

Detailed Description

Serial-Programming

Programming of the AS150x is done via the 3 wire serial interface. The three input signals are serial data input (SDI), clock(CK) and chip select (CS). A programming sequence consists of 10-bit, where the last eight bit contain the code word for the resistor value. The first two bits A1 and A0 have to be low(see Table). The data is shifted into the internal 10 Bit register with the rising edge of the CK signal. With the rising edge of the CSN signal the data becomes valid and the resistance is updated (see figure 2). A detailed block diagram is shown in figure 3.

		D7	D6	D5	D4	D3	D2	D1	D0
0	0	MSB			Dat	ta			LSB

Table 6: Serial data format (16 bits)

²¹ Typicals represent average readings at 25°C and VDD=5V.

- ²² Guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5V bias on the measured terminal. The remaining resistor terminals are left open circuit.
- 23 See timing diagram for location of measured values. All input control voltages are specified with $t_{\rm R}$ = $t_{\rm F}$ = 1ns (10% to 90% of VDD) and timed from a voltage level of 1.6V. Switching characteristics are measured using VDD=3V or 5V. To avoid false clocking, a minimum input logic slew rate of 1V/µs should be maintained.






Figure 2: Timing Diagram





Rheostat Operation

The digital potentiometer family AS150x offers nominal resistor values of $10k\Omega$, $20 k\Omega$, $50k\Omega$ and $100k\Omega$. The resistor has 256 contact points where the wiper can access the resistor. The 8-bit code word determines the position of the wiper and is decoded through an internal logic. The lowest code 00h is related to the terminal B. The resistance is then only determined by the wiper resistance (100Ω) . The resistance for the next code 01h is the nominal resistor RAB (10k Ω , 20 k Ω , 50k Ω or 100k Ω) divided through 256 plus the wiper resistor. In case of AS1501 (10k Ω) the total resistance is $39\Omega + 100\Omega = 139\Omega$. Accordingly the resistor for code 02h is $78\Omega + 100\Omega = 178\Omega$. The last code 255h does not connect to terminal A directly (see Figure 5). So the maximum value is $10000\Omega - 39\Omega$ +100 Ω = 10061 Ω . The general formula for the calculation of the resistance R_{WB} is:

 $R_{WB} (Dx) = (Dx)/256 \cdot R_{AB} + R_{W}$

where R_{AB} is the nominal resistance between terminal A and B, R_W is the wiper resistance and Dx is the 8-Bit Code word. In Table 7 the resistor values between the wiper and terminal B for AS1501 are given for specific codes Dx. In the zero-scale condition the wiper resistance of 100 Ω remains present.

D _X (Dec)	$R_{WB}\left(\mathbf{\Omega}\right)$	Output State
255	10061	Full Scale
128	5100	Midscale
1	139	1 LSB
0	100	Zero-Scale (Wiper Contact Resistance)

Table 7: RDAC-Codes WB

The maximum current through the wiper and terminal B is 5mA. If the current exceeds this limit the internal switches can degrade or even be damaged. As a mechanical potentiometer the resistance R_{WA} and R_{WB} are totally symmetrical. The relation between them is shown in Figure 4.




Figure 4: R_{WA} and R_{WB} versa Code

The resistance RWA is the complimentary resistor to RWB and can be controlled digitally as well. RWA starts at the maximum value of the nominal resistance and is reduced with increasing 8-Bit code words. The formula to calculate RWA is given below:

 $R_{WA} (Dx) = (256 - Dx)/256 \cdot R_{AB} + R_{W}$

where R_{AB} is the nominal resistance between terminal A and B, R_W is the wiper resistance and D_X is the 8-Bit Code word. In Table 8 the resistor values between the wiper and terminal B for AS1501 are given for specific codes D_X .

D _X (Dec)	$R_{WA}\left(\Omega\right)$	Output State
255	89	Full Scale
128	5050	Midscale
1	10011	1 LSB
0	10050	Zero-Scale

Table 8: RDAC-Codes WA




Figure 5: Equivalent RDAC Circuit

Voltage Output Operation

The AS150x family can easily used in an voltage output mode, where the output voltage is proportional to an applied voltage to a given terminal. When 5V are applied to terminal A and B is set to ground the ouput voltage at the wiper starts at zero volts up to 1LSB less then 5V. One LSB of voltage corresponds to the voltage applied at terminal AB divided through 256 steps of possible wiper settings. The formula is given by

 $V_W (Dx) = (Dx)/256 \cdot V_{AB} + V_B$

where V_{AB} is the voltage applied between terminal A and B, V_W is the voltage at the wiper, D_X is the 8-Bit Code word and V_B is the voltage at terminal B. The temperature drift is significant better than in Rheostat mode, since the temperature coefficient is determined by the internal resistor ratio. Therefore the temperature drift is only 15ppm/°C.


Applications

The digital potentiometer can replace in many applications the analog trimming potentiometer. The digital potentiometer is not sensitive to vibrations and shocks. It has an extremely small form-factor and can be adjusted very fast (e.g. AS1500 has an update rate of 600kHz) Furthermore the temperature drift, resolution and noise are significant better and cannot be achieved with a mechanical trimming potentiometer. Due to the programmability the resistor settings can be stored in the system memory, so that after a power down the exact settings can be recalled easily.

All analog signals must remain within 0 to VDD range. For standard potentiometer applications the wiper output can be used directly. In the case of a low impedance load a buffer shall be used.

Package Information

The AS150x family is offered in a 8-pin SOIC package:



austria**micro**systems

Package Dimensions in Inch and mm (values for N = 8 Pin package are valid):

3 7		COMMON			NOTE		Э		5
3	D	IMENSIO	NS	No _T	VARI-		D		N
민	MIN.	NDM.	MAX,	ΤE	ATIONS	MIN.	I NOM.	MAX.	
A	.061	.064	.068		AA	.189	.194	.196	8
A	.004	,006	.0098		AB	.337	.342	.344	14
A	.055	.058	.061		AC	.386	.391	.393	-16
B	.0138	.016	.0192						
	.0075	.008	.0098						
D	SEE	VARIATI	ONS	3					
E	.150	.155	L. <u>157</u>						
E		.050 BSC							
H	.230	.236	.244						
h	.010	.013	<u>.016</u>						
L	.016	.025	.035						
	SEE			5					
œ	0°	5	- 8°						
Х	.085	.093	.100						

THIS TABLE IN MILLIMETERS

1 T		COMMON			NOTE		Э		5
1	D	<u>IMENSIO</u>	NS	No	VARI-		D		N
	MIN.	NDM.	I MAX.	ΤE	ATIONS	MIN.	I NOM.	MAX.	
A	1,55	1.63	1.73		AA	4,80	4.93	4.98	8
Ă،	0.127	0.15	0.25		AB	8,58	8.69	8,74	14
A.	1,40	1,47	1.55		AC	9.80	9.93	9.98	16
B	0.35	0.41	0.49						
	0.19	0.20	0.25						
D	SEE	: VARIATI		Э					
E	3.81	3.94	3,99						
6		1.27 BSC							
H	5,84	5,99	6,20						
h	0.25	0.33	0.41						
L	0.41	0,64	0.89						
N	SEE		2ND	5					
ŝ	0°	5°	8°						
X	2.16	2.36	2.54						

Ordering Information

Part	Resistor	Pin Package	Delivery Form
AS1500	10kΩ	8-pin SOIC	Tubes
AS1501	20kΩ	8-pin SOIC	Tubes
AS1502	$50 k\Omega$	8-pin SOIC	Tubes
AS1503	100kΩ	8-pin SOIC	Tubes
AS1500-T	10kΩ	8-pin SOIC	T&R
AS1501-T	$20k\Omega$	8-pin SOIC	T&R
AS1502-T	50k Ω	8-pin SOIC	T&R
AS1503-T	100kΩ	8-pin SOIC	T&R

For Pb-free package use suffix '-Z'

Copyright

Copyright © 2004 austriamicrosystems. Trademarks registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. To the best of its knowledge, austriamicrosystems asserts that the information contained in this publication is accurate and correct.

Contact

austriamicrosystems AG A 8141 Schloss Premstätten, Austria T. +43 (0) 3136 500 0 F. +43 (0) 3136 525 01 info@austriamicrosystems.com